hamburger-nav-icon
region-flag-icon
Search by Category
Audio
Cameras
Cases & Bags
Computers & Software
Conferencing
Content Management
Control
Displays
Furniture
Home Technology/Automation
Lighting & Studio
Mounts & Rigging
Networking & Cabling
Power
Presentation
Production
Security & Safety
Signal Management
Search by Category
Flag
EnglishFrenchGermanItalianPortugueseSpanish
Analog Devices, Inc. - AD7124-4
Request Quote

4-channel 24-bit Sigma-Delta A/D with PGA and Reference

Model: AD7124-4

  • Three power modes
  • RMS noise
  • Up to 22 noise free bits in all power modes (gain = 1)
  • Output data rate
  • Rail-to-rail analog inputs for gains > 1
Compare
Project List
Product Info
Tech Specs
Documents
The AD7124-4 is a low power, low noise, completely integrated analog front end for high precision measurement applications. The device contains a low noise, 24-bit ?-? analog-to-digital converter (ADC), and can be configured to have 4 differential inputs or 7 single-ended or pseudo differential inputs. The onchip low gain stage ensures that signals of small amplitude can be interfaced directly to the ADC.

One of the major advantages of the AD7124-4 is that it gives the user the flexibility to employ one of three integrated power modes. The current consumption, range of output data rates, and rms noise can be tailored with the power mode selected. The device also offers a multitude of filter options, ensuring that the user has the highest degree of flexibility.

The AD7124-4 can achieve simultaneous 50 Hz and 60 Hz rejection when operating at an output data rate of 25 SPS (single cycle settling), with rejection in excess of 80 dB achieved at lower output data rates.

The AD7124-4 establishes the highest degree of signal chain integration. The device contains a precision, low noise, low drift internal band gap reference, and also accepts an external differential reference, which can be internally buffered. Other key integrated features include programmable low drift excitation current sources, burnout currents, and a bias voltage generator, which sets the common-mode voltage of a channel to AVDD/2. The low-side power switch enables the user to power down bridge sensors between conversions, ensuring the absolute minimal power consumption of the system. The device also allows the user the option of operating with either an internal clock or an external clock.

  • Three power modes
  • RMS noise
  • Up to 22 noise free bits in all power modes (gain = 1)
  • Output data rate
  • Rail-to-rail analog inputs for gains > 1
  • Simultaneous 50 Hz/60 Hz rejection at 25 SPS (single cycle settling)
  • Diagnostic functions (which aid safe integrity level (SIL) certification
  • Crosspoint multiplexed analog inputs
  • 4 differential/7 pseudo differential inputs
  • Programmable gain (1 to 128)
  • Band gap reference with 15 ppm/°C drift maximum (65 ?A)
  • Matched programmable excitation currents
  • Internal clock oscillator
 
Request Quote
 

Suggested Products